Abstract-A rotator and synthesizer driven (RSD) frequency pre-calibration technique is proposed in this paper for the wireless body area network applications. To overcome the large carrier frequency offset (CFO) and sampling clock offset (SCO) due to a low-cost and low-precision reference clock, the CFO and SCO are estimated from the system downlink process. These estimated CFO and SCO values are provided to a rotator and a synthesizer for signal pre-processing. This RSD concept is evaluated in the proposed WiBoC OFDMA system. The tolerated CFO and SCO ranges are extended to 2.5x of existing wireless systems. This system is designed and simulated in a 90nm technology with 77.5 W computation power overhead.
I. INTRODUCTION
BIQUITOUS healthcare monitoring plays a crucial role in physical status tracking and recording. This extends medical services from the closed in-hospital systems to any open roaming spaces. The wireless body area network (WBAN) is specifically designed for the applications of body signal gathering and monitoring to provide reliable physical information. It contains a multiple of wireless sensor nodes (WSN), and each is capable of sampling, processing, and communicating the personal body information to the others. These nodes are placed on the human body as tiny patches or hidden in users' clothes allowing ubiquitous health monitoring. Those gathered signals from a multiple of WSNs are wirelessly transmitted to a remote central processing node (CPN) for any possible back-end applications.
Existing solutions for the WBAN applications could be found in [1] [2] [3] [4] [5] . The well-defined systems, eg. Bluetooth [1] and ZigBee [2] , are designed for widespread applications, including entertainment, positioning, factory product management, and healthcare. With the increasing demands in wireless body-area applications, however, these two candidate systems have difficulties to meet consumer electronic device functions and healthcare applications at the same time. As a result, the customized systems, MIThrils [3] , CodeBlue [4] , and Human++ [5] , are explored for WBAN system constructions in body-oriented applications. Considering the spectrum regulation [6] , the UPHI system [7] is provided for high interference-immunized transmission.
For the high data rate WBAN applications, a system which is defined as wireless body on the chip (WiBoC), based on the OFDMA scheme is proposed in this paper. This WiBoC OFDMA has complementary properties to the previous proposal UPHI MT-CDMA [7] , in terms of data rate and performance under different channel conditions. Therefore, these two proposals reach the opposite extensions of applications. However, the OFDMA scheme is sensitive to the non-ideal frequency mismatch between a transmitter and a receiver, say carrier frequency offset (CFO) and sampling clock offset (SCO), and a WSN is required and designed in a tiny area in the WBAN applications. This tiny-area requirement leads to the amplified inaccuracy, especially in the generated frequency. As a result, the frequency calibration and pre-calibration are required and explored in this work to maintain the high performance and mega-scale data rate requirements in WBAN applications. This paper is organized as follows. In section II, the system behavior and characteristics are presented, and section III shows the designs of the proposed rotator and synthesizer driven (RSD) frequency pre-calibration. Then the evaluated system performance and designed hardware profile are provided in section IV followed by the conclusion in section V.
II. SYSTEM DESCRIPTION

A. System Behavior
The system behavioral scheme of WiBoC is shown in Fig.  1 . Here we depict this operation for multi-user. The body signals are gathered and transmitted from the WSNs. The CPN, which is integrated in a portable device such as a personal digital assistant (PDA), receives the human body signals from WSNs for ubiquitous monitoring. When the WSNs and CPN are activated, they are initially in a reset state. In the beginning of network establishment, the CPN waits for sign-in signals from possible WSNs. After all WSNs join this network, the CPN broadcasts frames to every WSN (downlink process) for timing and frequency synchronizations. After the network synchronization in the downlink process, each WSN starts to gather body signals and transmits to the CPN (uplink process). Finally, the CPN receives the body information from WSNs. The proposed communication system operates in 1.4GHz radio band, and occupies 5MHz bandwidth. Fig. 2 (a) shows the downlink broadcast frame. The first two repeated short preambles are used for the symbol timing synchronization and the coarse CFO estimation. The following two GIs are for the boundary detection. The subsequent two long preambles are used to perform channel estimation and further fine CFO estimation. In the end of the frame, concatenated SCO preambles are used to perform SCO estimations.
CPN ------------------------------------------------------------------------------------------------------------------------
B. Frame Format
Uplink frame structure is shown in Fig. 2(b) . The preambles and the data are scrambled into a frame. The first GI is composed of the repeated subset of long preambles. It is used to perform symbol timing synchronization and symbol boundary detection. The following two long preambles are used for channel estimation. The signal field indicates the number of OFDM symbols in this frame. The final part of the frame is the payload data. Fig. 3 shows the system block diagram of a WSN and a CPN. In the WSN, the forward-error-correction (FEC) encoded bitstream is added before the QPSK symbol mapper. The QPSK symbols are then sent into inverse-FFT block and transformed into OFDM symbols. The OFDM symbols are pre-calibrated with the estimated CFO and SCO via the RSD frequency pre-calibration, where the frequency information is from the downlink synchronizer. The downlink synchronizer estimates CFO and SCO from the downlink frame. The phase rotator rotates the data by the estimated CFO value before the data are transmitted. The frequency tunable clock generator [8] generates the accurate clock which is adjusted by the estimated SCO. Therefore, the baseband clock will be tuned accurately by the generator and the SCO effect will be reduced.
C. System Block Diagram
In the CPN, the received data from the WSN have been pre-calibrated. The synchronizer detects the symbol timing with symbol correlation results. The synchronized data are then sent into the FFT block. After transformation, the phase recovery is performed to calibrate the data. Then the recovered data are demapped for later FEC decoding.
III. THE PROPOSED RSD FREQUENCY PRE-CALIBRATION
The CFO and SCO are estimated by the downlink synchronizer and are denoted as ' and , respectively [9] .
From the estimated value, the RSD frequency pre-calibration is carried out.
A. CFO Pre-Calibration Algorithm
After the frame detector detects the short preambles via the format in Fig. 2(a) , the inner product of the repeated short preambles is used to perform the coarse CFO estimation. This operation is expressed as 
where is the length of the preamble, N z is the inner product of consecutive two preambles. and n r n N r are located at the received m th and (m+1) th preambles respectively. The is the added CFO value, and the estimated CFO is computed via
The remaining received data will be compensated by this estimated coarse CFO value. Moreover, the two repeated and coarsely CFO compensated long preambles are used to get fine estimated CFO value following (1) and (2). Suppose ' is the summation of coarse and fine estimated CFO value. The uplink data pass through the phase rotator in Fig. 3(a) and are rotated ' by the multiplication of before transmitting through the uplink channel. ' 
j e B. SCO Pre-Calibration Algorithm
The SCO value is estimated by the long preambles. These preambles after channel equalization and CFO compensation are transformed to frequency domain to perform SCO estimation [9] . The behavior of the clock offset can be modeled as
where k is the index of the subcarrier, and , l k is the phase rotation of the data at carrier in preamble. The coefficient means the CFO value. The slope is used to estimate SCO. ]. The SCO effect on these pilots can be described as the following matrix form We can obtain the in the preamble phase rotation by least square algorithm.
Then the SCO value is estimated. In order to increase the estimation accuracy, we use several preambles to estimate and obtain an average value. According to the estimated value in (5), the frequency tunable clock generator is able to alter its generated frequency to reduce the sampling rate mismatch from the CPN side.
IV. SIMULATION RESULTS
The proposed RSD frequency pre-calibration is evaluated in the WiBoC OFDMA system under AWGN channel conditions. The FEC encoder (convolutional code) is designed with coding rate R=1/2, K=7, and generator polynomials g 0 =133 8 and g 1 =171 8 . Each uplink frame is composed of 8192 information bits, and the system performance in each channel condition is simulated with 5000 uplink frames.
To elaborate the CFO and SCO pre-calibration efforts, the system performance is illustrated in Fig. 4 . The performance target is frame error rate (FER) 1%. Without the proposed RSD pre-calibration, the system performance cannot converge under large CFO and SCO conditions, i.e. 100ppm. When the SCO=20ppm exists in the transmission link, the resulting SNR at FER=1% without pre-calibration is 5.5 dB, which is about 0.6dB SNR loss compared to the pure AWGN condition. When the RSD pre-calibration is applied with this same SCO amount, the resulting SNR loss remains unchanged. Moreover, it is also found when the SCO value is enlarged up to 100ppm with the same RSD approach, the reached SNR is the same, i.e. about 5.5dB. In other words, we are able to obtain the same system performance with any amount of SCO more than 20ppm by the RSD frequency pre-calibration. The performance compared to the ideal curve has only about 0.6dB SNR loss. The summary of the system tolerance is shown in the TABLE I. Figure 5 shows the performance of system compensation and pre-calibration. Our design target of the calibrated remaining SCO is within 20ppm. For CFO, the pre-calibration algorithm compensates the CFO and eliminates it to about 0ppm when the CFO effect is below 100ppm. For SCO, the pre-calibration reduces this effects with remaining SCO less than 20ppm under the SNR=6dB condition. The system tolerates the channel effects of CFO below 100ppm with CFO pre-calibration. Comparing to the system without SCO pre-calibration, the one with SCO pre-calibration tolerates larger range of SCO up to 100ppm, resulting in SNR = 5.5 dB at FER = 1%. [1] [2] [3] [4] [5] , the maximum frequency-error tolerance is defined no more than ±40ppm. This value makes it difficult to utilize a low-precision reference clock for the overall design area and cost shrinking. In other words, the proposed WiBoC enables a ±100ppm-CFO and a ±100ppm-SCO tolerance, and eases the design efforts in the reference clock, presenting a low cost design for WBAN applications. In Fig. 6 , we illustrate a full WSN baseband layout view with the proposed WiBoC downlink synchronizer, uplink transmitter * , and phase-frequency tunable clock generator (PFTCG). The PFTCG includes and performs the frequency-tunable clock generator behavior. The designs of the SCO estimation (a), CFO estimation (b), and CFO pre-calibration (c) are also sketched. The overall design characteristics are summarized in TABLE III in terms of hardware and system specifications. The designed hardware is evaluated in UMC 90nm process. In the data pre-calibration, the overall power consumption is 77.5 W with 70.4 W for the parameter estimation. In the system design features, the WiBoC follows the constraints defined in WMTS with the provided maximum data rate 4.85Mbps.
V. CONCLUSION
A rotator and synthesizer driven frequency pre-calibration is designed in this paper. With this proposal, the communications system is enabled with larger frequency errors. All the parameter estimation and signal compensation are achieved via all-digital signal processing and circuit designs. With the allowable low-precision reference clock, this makes a less-cost and smaller-area chip design possible in the tiny-area oriented applications. As a result, this proposed RSD pre-calibration enables a robust and low cost design for WBAN applications. 
